Srivatsa Ranganatha

1 Patent

• US126036552026

  Subranging Digital to Time Converter-based Fractional Phase Locked Loop Architecture

  Cadence Design Systems, Inc.

  0 cites