Shreeja Sugathan

1 Patent

• US115563372023

  Parallel Matrix Multiplication Technique Optimized for Memory Fetches

  Analog Devices International Unlimited Company

  0 cites