Shi-wen Tan

2 Patents

• US118933342024

  Method for Optimizing Floor Plan for an Integrated Circuit

  TSMC NANJING COMPANY LIMITED

  0 cites
• US118536752023

  Method for Optimizing Floor Plan for an Integrated Circuit

  TSMC NANJING COMPANY LIMITED

  0 cites