Romain Jaillet

1 Patent

• US117841042023

  Method of Forming Electronic Chip Package Having a Conductive Layer Between a Chip and a Support

  STMICROELECTRONICS (TOURS) SAS

  0 cites