17 Patents
- 0 cites
- 0 cites
- US123411172025Methods and Apparatus to Reduce Defects in Interconnects Between Semiconductor Dies and Package Substrates
Intel Corporation
0 cites - 0 cites
- 0 cites
- 0 cites
- US121257932024Hybrid Fan-out Architecture with EMIB and Glass Core for Heterogeneous Die Integration Applications
Intel Corporation
0 cites - US120876952024Hybrid Fan-out Architecture with EMIB and Glass Core for Heterogeneous Die Integration Applications
Intel Corporation
0 cites - 0 cites
- US119786852024Glass Core Patch with in Situ Fabricated Fan-out Layer to Enable Die Tiling Applications
Intel Corporation
0 cites - 0 cites
- 0 cites
- 0 cites
- US117568902023Hybrid Fan-out Architecture with EMIB and Glass Core for Heterogeneous Die Integration Applications
Intel Corporation
0 cites - 0 cites
- US116580552023Customizable Release Layers to Enable Low Warpage Architectures for Advanced Packaging Applications
Intel Corporation
0 cites - 0 cites