Praveen Kumar Jaini

1 Patent

• US115924812023

  Unified Approach for Improved Testing of Low Power Designs with Clock Gating Cells

  Ambarella International LP

  0 cites