21 Patents
- 0 cites
- 0 cites
- 0 cites
- 0 cites
- US124230582025Systolic Array with Input Reduction to Multiple Reduced Inputs
Amazon Technologies, Inc.
0 cites - 0 cites
- US122717322025Configuration of a Deep Vector Engine Using an Opcode Table, Control Table, and Datapath Table
Amazon Technologies, Inc.
0 cites - 0 cites
- 0 cites
- 0 cites
- 0 cites
- 0 cites
- 0 cites
- 0 cites
- 0 cites
- 0 cites
- 0 cites
- US119413972024Machine Instructions for Decoding Acceleration Including Fuse Input Instructions to Fuse Multiple JPEG Data Blocks Together to Take Advantage of a Full SIMD Width of a Processor
Amazon Technologies, Inc.
0 cites - US118806822024Systolic Array with Efficient Input Reduction and Extended Array Performance
Amazon Technologies, Inc.
0 cites - 0 cites
- 0 cites