Niranjan Behera

2 Patents

• US123408652025

  Reduced Circuit Area Memory Device with a Half-word Memory Architecture

  Synopsys, Inc.

  0 cites
• US116703612023

  Sequential Delay Enabler Timer Circuit for Low Voltage Operation for Srams

  Synopsys, Inc.

  0 cites