Muzaffer Hiraoglu

1 Patent

• US121587702024

  Power-efficient Enable Signal for Fanin-based Sequential Clock Gating on Enabled Flip Flops

  Synopsys, Inc.

  0 cites