Mike Breeden

1 Patent

• US120274882024

  Methods of Forming Stacked Integrated Circuits Using Selective Thermal Atomic Layer Deposition on Conductive Contacts and Structures Formed Using the Same

  Georgia Tech Research Corporation

  0 cites