Madhavan Sainath Rao Pissay

2 Patents

• US121469122024

  Clock Gating Circuits and Methods for Dual-edge-triggered Applications

  Texas Instruments Incorporated

  0 cites
• US119469732024

  Hold Time Improved Low Area Flip-flop Architecture

  Texas Instruments Incorporated

  0 cites