Kuen-shian Chen

1 Patent

• US116212352023

  Structures and Methods for Reducing Thermal Expansion Mismatch During Integrated Circuit Packaging

  Taiwan Semiconductor Manufacturing Co., Ltd.

  0 cites