Kohei Morita

2 Patents

• US125506922026

  Methods for Reliably Forming Microelectronic Devices with Conductive Contacts to Silicide Regions

  0 cites
• US123425272025

  Conductive Layers in Memory Array Region and Methods for Forming the Same

  Micron Technology, Inc.

  0 cites