Kailash Pawar

2 Patents

• US117977392023

  Endpoint Path Margin Based Integrated Circuit Design Using Sub-critical Timing Paths

  Synopsys, Inc.

  0 cites
• US116818422023

  Latency Offset in Pre-clock Tree Synthesis Modeling

  Synopsys, Inc.

  0 cites