Joon-wan Chai

1 Patent

• US118612802024

  Device for Generating Verification Vector for Circuit Design Verification, Circuit Design System, and Reinforcement Learning Method of the Device and the Circuit Design System

  SAMSUNG ELECTRONICS CO., Ltd.

  0 cites