Jong Sun Sel

2 Patents

• US125800182026

  Additional Silicide Layer on Top of Staircase for 3D NAND WL Contact Connection

  INTEL NDTM US LLC

  0 cites
• US121208782024

  Block-to-block Isolation and Deep Contact Using Pillars in a Memory Array

  Intel Corporation

  0 cites