59 Patents
- 0 cites
- 0 cites
- US125686512026Semiconductor Structure Having Stacked Gates and Method of Manufacture Thereof
Tokyo Electron Limited
0 cites - US125640272026Top-down Self-alignment of Vias in a Semiconductor Device for Sub-22nm Pitch Metals
Tokyo Electron Limited
0 cites - 0 cites
- US125573772026Inverted Cross-couple for Top-tier FET for Multi-tier Gate-on-gate 3DI
Tokyo Electron Limited
0 cites - 0 cites
- US124462912025Inverted Top-tier FET for Multi-tier Gate-on-gate 3-dimension Integration (3di)
TOKYO ELECTRON LIMITED
0 cites - 0 cites
- 0 cites
- 0 cites
- US123362742025Self-aligned Method for Vertical Recess for 3D Device Integration
Tokyo Electron Limited
0 cites - 0 cites
- US122303802025Machine Learning Techniques for Prospective Event-based Classification
Unitedhealth Group Incorporated
0 cites - 0 cites
- 0 cites
- US122180662025Monolithic Formation of a Set of Interconnects Below Active Devices
Tokyo Electron Limited
0 cites - US121954512025Compositions and Methods for Viral Sensitization
Ottawa Hospital Research Institute And University Of Ottawa
0 cites - US121883362025Systems and Methods for Wellbore Liner Installation Under Managed Pressure Conditions
BP CORPORATION NORTH AMERICA Inc.
0 cites - US121762932024Inter-tier Power Delivery Network (PDN) for Dense Gate-on-gate 3D Logic Integration
TOKYO ELECTRON LIMITED
0 cites - US120911442024Retractable Solar Arrays for Unmanned Underwater Vehicles
BAE Systems Information And Electronic Systems Integration Inc.
0 cites - US120876402024High Density Logic Formation Using Multi-dimensional Laser Annealing
Tokyo Electron Limited
0 cites - 0 cites
- US120372202024Systems for Monitoring Smoke and Heat in Elevator Hoistways
The ADT Security Corporation
0 cites - 0 cites
- US120209902024Method for Threshold Voltage Tuning Through Selective Deposition of High-k Metal Gate (HKMG) Film Stacks
Tokyo Electron Limited
0 cites - US120149842024Method of Manufacturing a Semiconductor Apparatus Having Stacked Devices
Tokyo Electron Limited
0 cites - 0 cites
- US119618022024Power-tap Pass-through to Connect a Buried Power Rail to Front-side Power Distribution Network
Tokyo Electron Limited
0 cites - 0 cites
- 0 cites
- 0 cites
- US119013602024Architecture Design and Process for Manufacturing Monolithically Integrated 3D CMOS Logic and Memory
Tokyo Electron Limited
0 cites - 0 cites
- 0 cites
- 0 cites
- 0 cites
- US118308522023Multi-tier Backside Power Delivery Network for Dense Gate-on-gate 3D Logic
TOKYO ELECTRON LIMITED
0 cites - 0 cites
- US117912712023Monolithic Formation of a Set of Interconnects Below Active Devices
Tokyo Electron Limited
0 cites - US117862492023Apparatus and Method for Delivering Surgical Tissue Connectors Into an Abdominal Cavity and Removing the Surgical Tissue Connectors from the Abdominal Cavity
Freehold Surgical, LLC
0 cites - 0 cites
- US117641132023Method of 3D Logic Fabrication to Sequentially Decrease Processing Temperature and Maintain Material Thermal Thresholds
Tokyo Electron Limited
0 cites - US117422412023ALD (atomic Layer Deposition) Liner for via Profile Control and Related Applications
TOKYO ELECTRON LIMITED
0 cites - 0 cites
- US117053692023Fully Self-aligned via with Selective Bilayer Dielectric Regrowth
Tokyo Electron Limited
0 cites - 0 cites
- 0 cites
- 0 cites
- 0 cites
- 0 cites
- 0 cites
- US116463182023Connections from Buried Interconnects to Device Terminals in Multiple Stacked Devices Structures
Tokyo Electron Limited
0 cites - US1163167120233D Complementary Metal Oxide Semiconductor (CMOS) Device and Method of Forming the Same
Tokyo Electron Limited
0 cites - 0 cites
- US116160532023Method to Vertically Route a Logic Cell Incorporating Stacked Transistors in a Three Dimensional Logic Device
Tokyo Electron Limited
0 cites - 0 cites
- US115748452023Apparatus and Method for Simultaneous Formation of Diffusion Break, Gate Cut, and Independent N and P Gates for 3D Transistor Devices
TOKYO ELECTRON LIMITED
0 cites - 0 cites