Jagjot Kaur

1 Patent

• US124881762025

  Systems and Methods for Reducing Test Point Power Consumption in a Circuit Design

  Cadence Design Systems, Inc.

  0 cites