Hiroshi Teramoto

1 Patent

• US119667162024

  Apparatus and Method for Fully Parallelized Simulated Annealing Using a Self-action Parameter

  NATIONAL UNIVERSITY CORPORATION HOKKAIDO UNIVERSITY

  0 cites