Frederic Jean Neuveux

1 Patent

• US123528112025

  Validating Test Patterns Ported Between Different Levels of a Hierarchical Design of an Integrated Circuit

  Synopsys, Inc.

  0 cites