Eric Quintana

1 Patent

• US123732062025

  Methods, Systems, and Apparatuses to Optimize Cross-lane Packed Data Instruction Implementation on a Partial Width Processor with a Minimal Number of Micro-operations

  Intel Corporation

  0 cites