5 Patents
- 0 cites
- 0 cites
- 0 cites
- 0 cites
- US120274882024Methods of Forming Stacked Integrated Circuits Using Selective Thermal Atomic Layer Deposition on Conductive Contacts and Structures Formed Using the Same
Georgia Tech Research Corporation
0 cites