Patents/Inventors

Archana Tankasala

Santa Clara, CAUS1 patent

2 Patents

US122115632025
Dynamic Gate Steps for Last-level Programming to Improve Write Performance
Intel Corportaion
0 cites
US121899552025
Skip Program Verify for Dynamic Start Voltage Sampling
Intel NDTM US LLC
0 cites