Aaron John Barker

1 Patent

• US126085242026

  Logic Verification of Superconducting Electronic Circuits, Including for Margin Analysis of Yield

  Synopsys, Inc.

  0 cites