- US11910599utility2024Contact Structures for Three-dimensional Memory Device0 cites
- US11910602utility2024Stacked Connections in 3D Memory and Methods of Making the Same0 cites
- US11908522utility2024Memory Device and Program Operation Thereof0 cites
- US11903204utility2024Interconnect Structures of Three-dimensional Memory Devices0 cites
- US11903195utility2024Openings Layout of Three-dimensional Memory Device0 cites
- US11901313utility2024Methods for Forming Three-dimensional Memory Devices with Supporting Structure for Staircase Region0 cites
- US11901034utility2024Asynchronous Multi-plane Independent Scheme Dynamic Analog Resource Sharing in Three-dimensional Memory Devices0 cites
- US11901023utility2024Architecture and Method for NAND Memory Operation0 cites
- US11894216utility2024Method of Preparing and Analyzing Thin Films0 cites
- US11892947utility2024Loading Logical to Physical Mapping Table to Cache of Memory Controller0 cites
- US11892902utility2024Firmware Repair for Three-dimensional NAND Memory0 cites
- US11894075utility2024Non-destructive Mode Cache Programming in NAND Flash Memory Devices0 cites
- US11889686utility2024Vertical Memory Devices0 cites
- US11887679utility2024Data Protection in NAND Memory Using Internal Firmware to Perform Self-verification0 cites
- US11887954utility2024Semiconductor Devices Having Adjoined via Structures Formed by Bonding and Methods for Forming the Same0 cites
- US11887678utility2024Double Program Debug Method for NAND Memory Using Self-verification by Internal Firmware0 cites
- US11887671utility2024Programming for Three-dimensional NAND Memory0 cites
- US11887646utility2024Capacitor Structure and Method of Forming the Same0 cites
- US11880257utility2024Memory System and Peak Power Management for Memory Dies of the Memory System0 cites
- US11875873utility2024Multi-mode Compatible ZQ Calibration Circuit in Memory Device0 cites