- US11651127utility2023Placement of Logic Based on Relative Activation Rates0 cites
- US11652481utility2023Designing Single Event Upset Latches0 cites
- US11650821utility2023Branch Stall Elimination in Pipelined Microprocessors0 cites
- US11650249utility2023Wafer Testing and Structures for Wafer Testing0 cites
- US11645053utility2023Hardware-software Design Flow with High-level Synthesis for Heterogeneous and Programmable Devices0 cites
- US11645440utility2023Machine Learning Based Delay Estimation0 cites
- US11639962utility2023Scalable Scan Architecture for Multi-circuit Block Arrays0 cites
- US11641323utility2023Programmable Congestion Control Engine0 cites
- US11636061utility2023On-demand Packetization for a Chip-to-chip Interface0 cites
- US11637645utility2023Method for Time Stamping with Increased Accuracy0 cites
- US11637528utility2023Wide Frequency Range Voltage Controlled Oscillators0 cites
- US11630935utility2023Data Traffic Injection for Simulation of Circuit Designs0 cites
- US11621808utility2023Machine Learning Based Methodology for Signal Waveform, Eye Diagram, and Bit Error Rate (BER) Bathtub Prediction0 cites
- US11615052utility2023Packet Identification (ID) Assignment for Routing Network0 cites
- US11615300utility2023System and Method for Implementing Neural Networks in Integrated Circuits0 cites
- US11604490utility2023Low Frequency Power Supply Spur Reduction in Clock Signals0 cites
- US11604758utility2023Systems and Methods for Systolic Array Design from a High-level Program0 cites
- US11605886utility2023Radome with Integrated Passive Cooling0 cites