- US11881884utility2024Receiver Circuitry Having a Transistor Pair for Input Voltage Clipping0 cites
- US11876880utility2024TCP Processing for Devices0 cites
- US11874768utility2024Flash Memory Emulation0 cites
- US11875100utility2024Distributed Parallel Processing Routing0 cites
- US11876523utility2024DPLL Timing Normalization0 cites
- US11868174utility2024Clock Tree Routing in a Chip Stack0 cites
- US11861326utility2024Flow Control Between Non-volatile Memory Storage and Remote Hosts Over a Fabric0 cites
- US11860228utility2024Integrated Circuit Chip Testing Interface with Reduced Signal Wires0 cites
- US11861010utility2024Extensible Device Hosted Root of Trust Architecture for Integrated Circuits0 cites
- US11861171utility2024High-throughput Regular Expression Processing with Capture Using an Integrated Circuit0 cites
- US11855652utility2023Calibrating a Multiplexer of an Integrated Circuit0 cites
- US11853235utility2023Communicating Between Data Processing Engines Using Shared Memory0 cites
- US11848670utility2023Multiple Partitions in a Data Processing Array0 cites
- US11847108utility2023System and Method for Capturing Data to Provide to a Data Analyser0 cites
- US11842168utility2023Circuit Architecture for Determining Threshold Ranges and Values of a Dataset0 cites
- US11836426utility2023Early Detection of Sequential Access Violations for High Level Synthesis0 cites
- US11829733utility2023Synthesis Flow for Data Processing Engine Array Applications Relying on Hardware Library Packages0 cites
- US11831743utility2023Streaming Architecture for Packet Parsing0 cites
- US11832035utility2023Localized Noc Switching Interconnect for High Bandwidth Interfaces0 cites
- US11824830utility2023Network Interface Device0 cites