- US11989537utility2024Dataflow-based Computer Program Visualization and Refactoring0 cites
- US11983117utility2024Fine-grained Multi-tenant Cache Management0 cites
- US11983122utility2024High-throughput Regular Expression Processing with Path Priorities Using an Integrated Circuit0 cites
- US11983133utility2024Adaptive Integrated Programmable Data Processing Unit0 cites
- US11983264utility2024Adaptive Acceleration of Transport Layer Security0 cites
- US11983441utility2024Arbitration of Commands Between Non-volatile Memory Storage and Remote Hosts0 cites
- US11983478utility2024Selection of Full or Incremental Implementation Flows in Processing Circuit Designs0 cites
- US11983575utility2024Cache Coherent Acceleration Function Virtualization with Hierarchical Partition Hardware Circuity in Accelerator0 cites
- US11984817utility2024Low Power Inverter-based CTLE0 cites
- US11984919utility2024PIM Cancellation Architecture0 cites
- US11985061utility2024Distributed Look-ahead Routing in Network-on-chip0 cites
- US11972132utility2024Data Processing Engine Arrangement in a Device0 cites
- US11966351utility2024Network Interface Device0 cites
- US11960596utility2024Network Interface Device0 cites
- US11961823utility2024Forming And/or Configuring Stacked Dies0 cites
- US11954359utility2024Circular Buffer Architecture Using Local Memories with Limited Resources0 cites
- US11947409utility2024Parity Protection of Control Registers Based on Register Bit Positions0 cites
- US11947459utility2024Multipath Memory with Static or Dynamic Mapping to Coherent or MMIO Space0 cites
- US11947469utility2024Flexible Queue Provisioning for Partitioned Acceleration Device0 cites
- US11949395utility2024Polyphase Filter Control Scheme for Fractional Resampler Systems0 cites