- US11893334utility2024Method for Optimizing Floor Plan for an Integrated Circuit0 cites
- US11879933utility2024Method of Testing an Integrated Circuit and Testing System0 cites
- US11862621utility2024Integrated Circuit Device0 cites
- US11853675utility2023Method for Optimizing Floor Plan for an Integrated Circuit0 cites
- US11854943utility2023Memory Macro Including Through-silicon Via0 cites
- US11855192utility2023Semiconductor Device and Manufacturing Method Thereof0 cites
- US11838026utility2023Method of and Apparatus for Controlling Clock Signal0 cites
- US11784646utility2023Combined Function IC Cell Device, Layout, and Method0 cites
- US11777501utility2023Method of Method of Forming a Multi-bit Level Shifter0 cites
- US11769669utility2023Replacement Metal Gate Device Structure and Method of Manufacturing Same0 cites
- US11724360utility2023Chemical Mechanical Polishing System and Method of Using0 cites
- US11727177utility2023Integrated Circuit Design Method, System and Computer Program Product0 cites
- US11699010utility2023Method and System for Reducing Migration Errors0 cites
- US11695413utility2023Integrated Circuit and Method of Manufacturing Same0 cites
- US11632048utility2023Power State-based Voltage Regulator Circuit and Method0 cites
- US11562946utility2023Memory Macro Including Through-silicon Via0 cites
← PreviousPage 3 of 3