- US12476620utility2025Adaptive Clock Generator Circuit0 cites
- US12476599utility2025Temperature Tolerant Input Stages for Circuits0 cites
- US12476204utility2025Semiconductor Package Substrate with Groove on Die Pad0 cites
- US12476173utility2025Electronic Device with Post Mold Plated Nickel Tungsten and Tin Bilayer for Improved Board Level Reliability0 cites
- US12476170utility2025High Voltage Flip-chip on Lead (FOL) Package0 cites
- US12476155utility2025O-ring Seals for Fluid Sensing0 cites
- US12475069utility2025Dynamic Power Gating Using Deterministic Interconnect0 cites
- US12468324utility2025Supply Selection Circuit with Input Noise Suppression and Wide Operating Range0 cites
- US12470727utility2025Sub-pictures for Pixel Rate Balancing0 cites
- US12470725utility2025Compressed Chip to Chip Transmission0 cites
- US12470691utility2025Automotive Display Validation0 cites
- US12470264utility2025Transmission Modes and Signaling for Uplink MIMO Support or Single TB Dual-layer Transmission in LTE Uplink0 cites
- US12469947utility2025Differential Wideband Quadrature Signal Generation Using Over-coupled Directional Coupler0 cites
- US12469772utility2025Die Attach Film Die Pad Isolation for Semiconductor Devices0 cites
- US12469475utility2025System and Method for Color Processing0 cites
- US12469178utility2025Parent-child Cluster Compression0 cites
- US12467971utility2025Scan Testing Using Scan Frames with Embedded Commands0 cites
- US12464827utility2025Resistor with Exponential-weighted Trim0 cites
- US12464761utility2025LOCOS Fillet for Drain Reduced Breakdown in High Voltage Transistors0 cites
- US12464744utility2025Low Leakage Schottky Diode0 cites