- USRE050494reissue2025Self-forming Embedded Diffusion Barriers0 cites
- USRE050174reissue2024Structure and Process to Tuck Fin Tips Self-aligned to Gates0 cites
- US12106963utility2024Self Aligned Pattern Formation Post Spacer Etchback in Tight Pitch Configurations0 cites
- US12087685utility2024Semiconductor Interconnect Structure with Double Conductors0 cites
- US12074165utility2024Gate Cut with Integrated Etch Stop Layer0 cites
- US12062703utility2024Self Aligned Replacement Metal Source/drain FINFET0 cites
- US12033892utility2024Structure and Method to Improve FAV RIE Process Margin and Electromigration0 cites
- US11978639utility2024Two-color Self-aligned Double Patterning (SADP) to Yield Static Random Access Memory (SRAM) and Dense Logic0 cites
- USRE049954reissue2024Fabrication of Nano-sheet Transistors with Different Threshold Voltages0 cites
- US11929286utility2024Two Dimension Material Fin Sidewall0 cites
- US11881433utility2024Advanced Copper Interconnects with Hybrid Microstructure0 cites
- US11837501utility2023Selective Recessing to Form a Fully Aligned Via0 cites
- US11830845utility2023Package-on-package Assembly with Wire Bonds to Encapsulation Surface0 cites
- US11804405utility2023Method of Forming Copper Interconnect Structure with Manganese Barrier Layer0 cites
- US11798852utility2023Hybrid-channel Nano-sheet Fets0 cites
- US11776957utility2023Gate Cut with Integrated Etch Stop Layer0 cites
- US11710658utility2023Structure and Method to Improve FAV RIE Process Margin and Electromigration0 cites
- US11699591utility2023Two-color Self-aligned Double Patterning (SADP) to Yield Static Random Access Memory (SRAM) and Dense Logic0 cites
- US11682715utility2023Forming Nanosheet Transistor Using Sacrificial Spacer and Inner Spacers0 cites
- US11676854utility2023Selective ILD Deposition for Fully Aligned via with Airgap0 cites
Page 1 of 2Next →