- US12248430utility2025Overlay Layer for Network of Processor Cores0 cites
- US12236237utility2025Processor Cores Using Content Object Identifiers for Routing and Computation0 cites
- US12210478utility2025Overlay Layer Hardware Unit for Network of Processor Cores0 cites
- US12118060utility2024Computational Circuit with Hierarchical Accumulator0 cites
- US12067395utility2024Pre-staged Instruction Registers for Variable Length Instruction Set Machine0 cites
- US12050913utility2024Processing Core with Meta Data Actuated Conditional Graph Execution0 cites
- US12039289utility2024Processing Core with Data Associative Adaptive Rounding0 cites
- US12019546utility2024Data Structure Optimized Dedicated Memory Caches0 cites
- US11960885utility2024Seamless Place and Route for Heterogenous Network of Processor Cores0 cites
- US11934897utility2024Application Data Flow Graph Execution Using Network-on-chip Overlay0 cites
- US11829752utility2023Processor Cores Using Packet Identifiers for Routing and Computation0 cites
- US11734224utility2023Overlay Layer Hardware Unit for Network of Processor Cores0 cites
- US11709662utility2023Sparsity Uniformity Enforcement for Multicore Processor0 cites
- US11693639utility2023Sparsity Uniformity Enforcement for Multicore Processor0 cites
- US11645041utility2023Processing Core with Data Associative Adaptive Rounding0 cites
- US11599358utility2023Pre-staged Instruction Registers for Variable Length Instruction Set Machine0 cites
- US11567764utility2023Pre-staged Instruction Registers for Variable Length Instruction Set Machine0 cites