- US12444684utility2025Semiconductor Device Including Parallel Configuration0 cites
- US12444714utility2025Semiconductor Structure0 cites
- US12444696utility2025Package Structure0 cites
- US12444687utility2025Interconnect Structure with Vias Extending Through Multiple Dielectric Layers0 cites
- US12444680utility2025Interconnect Structures with Conductive Carbon Layers0 cites
- US12444674utility2025Back-end-of-line Passive Device Structure0 cites
- US12444665utility2025Semiconductor Device0 cites
- US12444663utility2025Semiconductor Package Including a Semiconductor Die Disposed in a Cavity and Method for Manufacturing Thereof0 cites
- US12444660utility2025Test Structure for Void and Topography Monitoring in a Flash Memory Device0 cites
- US12444650utility2025Etch Stop Layer for Memory Device Formation0 cites
- US12444647utility2025Electron Migration Control in Interconnect Structures0 cites
- US12444646utility2025Devices with Reduced Capacitances0 cites
- US12444645utility2025Etch Profile Control of Isolation Trench0 cites
- US12444607utility2025Apparatus and Method for Wafer Bonding0 cites
- US12444602utility2025Semiconductor Device Structure and Methods of Forming the Same0 cites
- US12444598utility2025Gate Structure Fabrication Techniques for Reducing Gate Structure Warpage0 cites
- US12444580utility2025Plasma Processing Apparatus and Method0 cites
- US12443782utility2025Metal Cut Region Location Method0 cites
- US12443117utility2025Methods and Apparatus for Reducing Hydrogen Permeation from Lithographic Tool0 cites