- US12457751utility2025Interfacial Layer with High Texture Uniformity for Ferroelectric Layer Enhancement0 cites
- US12456679utility2025Backside Conductive Segments Cover a First Active Region and Define an Opening Above a Second Active Region0 cites
- US12456678utility2025Methods for Generating a Circuit with High Density Routing Layout0 cites
- US12456677utility2025Via Landing on First and Second Barrier Layers to Reduce Cleaning Time of Conductive Structure0 cites
- US12456655utility2025Passivation Layer for a Semiconductor Device and Method for Manufacturing the Same0 cites
- US12456649utility2025Semiconductor Device and Methods of Manufacturing Thereof0 cites
- US12456623utility2025Replacement Gate Methods That Include Treating Spacers to Widen Gate0 cites
- US12456618utility2025Semiconductor-on-insulator (SOI) Substrate and Method for Forming0 cites
- US12456617utility2025Semiconductor Device Pre-cleaning0 cites
- US12456511utility2025Memory Circuit and Method of Operating Same0 cites
- US12455160utility2025Package Structure and Measurement Method for the Package Structure0 cites
- US12455259utility2025Semiconductor Device and Manufacturing Method Thereof0 cites
- US12457816utility2025Wide Channel Semiconductor Device0 cites
- US12457801utility2025APR Placement for Hybrid Sheet Cells0 cites
- US12457812utility2025Semiconductor Structure and Method of Manufacturing the Same0 cites
- US12457798utility2025Dielectric Liner for Field Effect Transistors0 cites
- US12457796utility2025Manufacturing Method of Semiconductor Device Having Frontside and Backside Contacts0 cites
- US12457794utility2025Dual Side Contact Structures for Source/drain Regions in Semiconductor Transistor Devices and Method of Forming0 cites
- US12457790utility2025Semiconductor Device Including Conductive Nitride Feature and Method of Making the Semiconductor Device0 cites