- US11676676utility2023Merged Bit Lines for High Density Memory Array0 cites
- US11676822utility2023Self-aligned Double Patterning Process and Semiconductor Structure Formed Using Thereof0 cites
- US11676826utility2023Semiconductor Die Package with Ring Structure for Controlling Warpage of a Package Substrate0 cites
- US11676841utility2023Overhead Hoist Transport Device and Method of Using the Same0 cites
- US11676850utility2023Semiconductor Device and Method of Manufacturing the Same0 cites
- US11676852utility2023Patterning Methods for Semiconductor Devices0 cites
- US11676856utility2023Semiconductor Device Including Polysilicon Structures and Method of Making0 cites
- US11676859utility2023Contact Conductive Feature Formation and Structure0 cites
- US11676862utility2023Semiconductor Device Structure and Methods of Forming the Same0 cites
- US11676641utility2023Memory Systems with Vertical Integration0 cites
- US11675962utility2023Vertex-based OPC for Opening Patterning0 cites
- US11675961utility2023Engineering Change Order Cell Structure Having Always-on Transistor0 cites
- US11676866utility2023Semiconductor Arrangement and Method of Manufacture0 cites
- US11676867utility2023Method for Manufacturing Semiconductor Structure0 cites
- US11676868utility2023Selective Dual Silicide Formation0 cites
- US11676895utility2023Semiconductor Device Comprising Air Gaps Having Different Configurations0 cites
- US11675958utility2023Lithography Simulation Method0 cites
- US11676896utility2023Integrated Circuit and Method for Forming the Same0 cites
- US11676906utility2023Chip Package and Manufacturing Method Thereof0 cites
- US11674919utility2023Detector, Detection Device and Method of Using the Same0 cites