- US11728375utility2023Metal-insulator-metal (MIM) Capacitor Structure0 cites
- US11728382utility2023Gate All Around Transistors with Different Threshold Voltages0 cites
- US11728394utility2023Method of Forming Backside Power Rails0 cites
- US11728401utility2023Semiconductor Structures and Methods Thereof0 cites
- US11728406utility2023Semiconductor Device and Method0 cites
- US11728414utility2023Semiconductor Device Including a Fin-fet and Method of Manufacturing the Same0 cites
- US11728814utility2023Voltage Droop Monitor and Voltage Droop Monitoring Method0 cites
- US11729969utility2023Semiconductor Device and Method of Operating the Same0 cites
- US11729986utility2023Ferroelectric Memory Device and Method of Forming the Same0 cites
- US11729987utility2023Memory Array Source/drain Electrode Structures0 cites
- US11729988utility2023Memory Device Comprising Conductive Pillars and Method of Forming the Same0 cites
- US11729990utility2023Capping Layer Over FET Feram to Increase Charge Mobility0 cites
- US11730058utility2023Integrated Heater (and Related Method) to Recover Degraded Piezoelectric Device Performance0 cites
- US11719742utility2023Semiconductor Wafer Testing System and Related Method for Improving External Magnetic Field Wafer Testing0 cites
- US11721598utility2023Method of Forming Semiconductor Device Package Having Testing Pads on an Upper Die0 cites
- US11721624utility2023Patterning Approach for Improved via Landing Profile0 cites
- US11721635utility2023Chip Package and Method of Forming the Same0 cites
- US11721637utility2023Patterning a Transparent Wafer to Form an Alignment Mark in the Transparent Wafer0 cites
- US11721643utility2023Package Structure0 cites
- US11721659utility2023Package Structure with Warpage-control Element0 cites