- US11769533utility2023Semiconductor Chip Having Memory and Logic Cells0 cites
- US11769568utility2023Method for Lut-free Memory Repair0 cites
- US11769659utility2023Showerhead Assembly and Method of Servicing Assembly for Semiconductor Manufacturing0 cites
- US11769662utility2023Method for Reducing Charging of Semiconductor Wafers0 cites
- US11769694utility2023Contact Plug with Impurity Variation0 cites
- US11769696utility2023Method for Fabricating a Semiconductor Device0 cites
- US11769698utility2023Method of Testing Semiconductor Package0 cites
- US11769716utility2023Semiconductor Device and Methods of Forming the Same0 cites
- US11769718utility2023Packages with Si-substrate-free Interposer and Method Forming Same0 cites
- US11769723utility2023Three Dimensional Integrated Circuit with Monolithic Inter-tier Vias (MIV)0 cites
- US11769724utility2023Package Having Different Metal Densities in Different Regions and Manufacturing Method Thereof0 cites
- US11769739utility2023Package Structure and Manufacturing Method Thereof0 cites
- US11769770utility2023Methods of Forming a Semiconductor Device Having an Air Spacer0 cites
- US11769781utility2023Backside Illuminated Global Shutter Image Sensor0 cites
- US11769791utility2023High Capacitance MIM Device with Self Aligned Spacer0 cites
- US11769792utility2023Trench Capacitor Profile to Decrease Substrate Warpage0 cites
- US11769804utility2023Method of Manufacturing Semiconductor Device and Associated Memory Device0 cites
- US11769812utility2023Semiconductor Device Having Multiple Wells and Method of Making0 cites
- US11769815utility2023Carrier Barrier Layer for Tuning a Threshold Voltage of a Ferroelectric Memory Device0 cites