- US11798945utility2023Semiconductor Structure0 cites
- US11798910utility2023Self-aligned Interconnect Structure0 cites
- US11798916utility20233DIC Interconnect Apparatus and Method0 cites
- US11798925utility2023IPD Modules with Flexible Connection Scheme in Packaging0 cites
- US11798931utility2023Semiconductor Package0 cites
- US11798936utility2023Electrostatic Discharge Circuits and Methods for Operating the Same0 cites
- US11798942utility2023Methods of Manufacturing Semiconductor Devices Having Fins and an Isolation Region0 cites
- US11798989utility2023Strained Nanowire CMOS Device and Method of Forming0 cites
- US11798996utility2023Backside Contact with Air Spacer0 cites
- US11799001utility2023Back-end-of-line Devices0 cites
- US11799006utility2023Mask-free Process for Improving Drain to Gate Breakdown Voltage in Semiconductor Devices0 cites
- US11799007utility2023Thicker Corner of a Gate Dielectric Structure Around a Recessed Gate Electrode for an MV Device0 cites
- US11800626utility2023Shock Wave Visualization for Extreme Ultraviolet Plasma Optimization0 cites
- US11800703utility2023Vertical Fuse Memory in One-time Program Memory Cells0 cites
- US11796909utility2023Structure and Method of Reticle Pod Having Inspection Window0 cites
- US11800718utility2023Semiconductor Memory Device with Gate Line Passing Through Source/drain, Channel and Dielectric Layers Over Via0 cites
- US11800720utility2023Memory Cell Having a Top Electrode Interconnect Arranged Laterally from a Recess0 cites
- US11800811utility2023MTJ CD Variation by HM Trimming0 cites
- US11800818utility2023Top Electrode Last Scheme for Memory Cell to Prevent Metal Redeposit0 cites
- US11800823utility2023Method for Manufacturing Thermal Dispersion Layer in Programmable Metallization Cell0 cites