- US11817470utility2023Stacked Substrate Structure with Inter-tier Interconnection0 cites
- US11814743utility2023Plating Membrane0 cites
- US11817481utility2023Method for Reducing Schottky Barrier Height and Semiconductor Device with Reduced Schottky Barrier Height0 cites
- US11817488utility2023Method and Related Apparatus for Integrating Electronic Memory in an Integrated Chip0 cites
- US11817489utility2023Negative-capacitance and Ferroelectric Field-effect Transistor (NCFET and FE-FET) Devices0 cites
- US11817492utility2023Semiconductor Device and Method0 cites
- US11817500utility2023Method of Manufacturing a Semiconductor Device and a Semiconductor Device0 cites
- US11817504utility2023Isolation Structures and Methods of Forming the Same in Field-effect Transistors0 cites
- US11817510utility2023Semiconductor Trench Capacitor Structure and Manufacturing Method Thereof0 cites
- US11818882utility2023Vertical Fuse Memory in One-time Program Memory Cells0 cites
- US11818894utility2023Semiconductor Device and Method of Manufacturing the Same0 cites
- US11818896utility2023Cocktail Layer Over Gate Dielectric Layer of FET Feram0 cites
- US11818962utility2023Sidewall Spacer Structure for Memory Cell0 cites
- US11818964utility2023Spacer Scheme and Method for MRAM0 cites
- US11815802utility2023Photomask Repairing Method and System Thereof0 cites
- US11818944utility2023Deposition System for High Accuracy Patterning0 cites
- US11815821utility2023Module Vessel with Scrubber Gutters Sized to Prevent Overflow0 cites
- US11815721utility2023Photonic Integrated Circuit Having Redundant Light Path and Method of Using0 cites
- US11814731utility2023Semiconductor Tool Having Controllable Ambient Environment Processing Zones0 cites
- US11816412utility2023Logic Cell Structures and Related Methods0 cites