- US11854867utility2023Semiconductor Structure and Method for Forming the Same0 cites
- US11854851utility2023Interface Tool0 cites
- US11854956utility2023Semiconductor Die Package with Conductive Line Crack Prevention Design0 cites
- US11854827utility2023Magnetic Slurry for Highly Efficiency CMP0 cites
- US11854822utility2023Anti-oxidation Layer to Prevent Dielectric Loss from Planarization Process0 cites
- US11854820utility2023Spacer Etching Process for Integrated Circuit Design0 cites
- US11854816utility2023Semiconductor Devices and Methods of Manufacturing Thereof0 cites
- US11854814utility2023Semiconductor Device and Method0 cites
- US11854808utility2023Photo Mask and Lithography Method Using the Same0 cites
- US11854789utility2023Method for Manufacturing Gate Structure with Additional Oxide Layer0 cites
- US11854663utility2023Memory Circuit and Method of Operating Same0 cites
- US11853681utility2023Post-routing Congestion Optimization0 cites
- US11853676utility2023Layout Context-based Cell Timing Characterization0 cites
- US11853674utility2023Methods and Systems for Integrated Circuit Photomask Patterning0 cites
- US11853670utility2023Arrangement of Source or Drain Conductors of Transistor0 cites
- US11854895utility2023Transistors with Channels Formed of Low-dimensional Materials and Method Forming Same0 cites
- US11853667utility2023Systems and Methods for Integrated Circuit Layout0 cites
- US11853679utility2023Method of Designing an Integrated Circuit and Integrated Circuit0 cites
- US11853596utility2023Data Sequencing Circuit and Method0 cites
- US11853112utility2023Impedance Measurement Circuit and Impedance Measurement Method Thereof0 cites