- US12211686utility2025Methods of Forming SOI Substrates0 cites
- US12211587utility2025SRAM with Tracking Circuitry for Reducing Active Power0 cites
- US12210811utility2025Layout Context-based Cell Timing Characterization0 cites
- US12210756utility2025Memory System, Operating Method and Controller0 cites
- US12210368utility2025Bias Generating Devices and Methods for Generating Bias0 cites
- US12210296utility2025Method of Cleaning Wafer Table of Photolithography System and Method of Manufacturing Integrated Circuit0 cites
- US12210295utility2025Reticle Cleaning Device and Method of Use0 cites
- US12210280utility2025EUV Photo Masks and Manufacturing Method Thereof0 cites
- US12210188utility2025Semiconductor Package and Manufacturing Method Thereof0 cites
- US12210187utility2025Semiconductor Structure0 cites
- US12210055utility2025Semiconductor Wafer Testing System and Related Method for Improving External Magnetic Field Wafer Testing0 cites
- US12209987utility2025Semiconductor Biosensor0 cites
- US12209015utility2025MEMS Packages and Methods of Manufacture Thereof0 cites
- US12207567utility2025Under-cut via Electrode for Sub 60nm Etchless MRAM Devices by Decoupling the via Etch Process0 cites
- US12207476utility2025Memory Cell with Unipolar Selectors0 cites
- US12207566utility2025MTJ Device Performance by Adding Stress Modulation Layer to MTJ Device Structure0 cites
- US12206157utility2025Semiconductor Package with Antenna and Method of Forming the Same0 cites
- US12207474utility2025Stacked Ferroelectric Structure0 cites
- US12206722utility2025Correcting Disruption of a Network During a Virtual Meeting0 cites
- US12206419utility2025Delay-locked Loop Circuit and Method0 cites