- US12405300utility2025Systems and Method to Test Semiconductor Devices0 cites
- US12406098utility2025Systems and Methods for Classifying Puf Signature Modules of Integrated Circuits0 cites
- US12406704utility2025Multi-stage Bit Line Pre-charge0 cites
- US12406923utility2025One-time-programmable Memory Device Including an Antifuse Structure and Methods of Forming the Same0 cites
- US12406936utility2025Semiconductor Package with Substrate Recess and Methods for Forming the Same0 cites
- US12408461utility2025Semiconductor Structure with Isolation Structure0 cites
- US12408464utility2025Semiconductor Arrangement with Isolation Structure0 cites
- US12400947utility2025Variable Graduated Capacitor Structure and Methods for Forming the Same0 cites
- US12402355utility2025Access Transistor Including a Metal Oxide Barrier Layer and Methods for Forming the Same0 cites
- US12402358utility2025Thin Film Transistor Including a Compositionally-modulated Active Region and Methods for Forming the Same0 cites
- US12402362utility2025Flash Memory Device with Three-dimensional Half Structure and Methods for Forming the Same0 cites
- US12402378utility2025Semiconductor Arrangement Including First and Second Gate Electrodes and Method of Manufacture0 cites
- US12402389utility2025Semiconductor Arrangement with Airgap and Method of Forming0 cites
- US12402415utility2025Integrated Circuit with Backside Power Rail and Backside Interconnect0 cites
- US12394696utility2025Package Structure Including an Array of Copper Pillars and Methods of Forming the Same0 cites
- US12394698utility2025Underfill Cushion Films for Packaging Substrates and Methods of Forming the Same0 cites
- US12394720utility2025Semiconductor Package Including Reinforcement Structure and Methods of Forming the Same0 cites
- US12394752utility2025Multi-chip Device and Method of Formation0 cites