- US11990532utility2024Method of Forming Transistor0 cites
- US11990477utility2024Hybrid Fin Field-effect Transistor Cell Structures and Related Methods0 cites
- US11991932utility2024Post-treatment Processes for Ion Beam Etching of Magnetic Tunnel Junction and Structures Formed by the Same0 cites
- US11984359utility2024Semiconductor Device with Spacers for Self Aligned Vias0 cites
- US11984508utility2024Thin Film Transistor Including a Compositionally-modulated Active Region and Methods for Forming the Same0 cites
- US11985906utility2024Low-resistance Contact to Top Electrodes for Memory Cells and Methods for Forming the Same0 cites
- US11985819utility2024Layout Method by Buried Rail for Centralized Anti-fuse Read Current0 cites
- US11984441utility2024Integrated Circuit with Backside Power Rail and Backside Interconnect0 cites
- US11980038utility2024Semiconductor Structure and Method of Manufacture0 cites
- US11970387utility2024Micro-electro Mechanical System Device Containing a Bump Stopper and Methods for Forming the Same0 cites
- US11968840utility2024Tri-gate Transistor and Methods for Forming the Same0 cites
- US11967582utility2024Multi-chip Device and Method of Formation0 cites
- US11962240utility2024Auto Calibration Dead-time Control Circuit0 cites
- US11961761utility2024Mitigating Pattern Collapse0 cites
- US11956940utility2024Vertical Heterostructure Semiconductor Memory Cell and Methods for Making the Same0 cites
- US11955561utility2024Carrier Modification Devices for Avoiding Channel Length Reduction and Methods for Fabricating the Same0 cites
- US11955405utility2024Semiconductor Package Including Thermal Interface Structures and Methods of Forming the Same0 cites
- US11947713utility2024Systems and Methods for Classifying PUF Signature Modules of Integrated Circuits0 cites