- US12568849utility2026Dam for Three-dimensional Integrated Circuit0 cites
- US12538569utility2026Tuning Tensile Strain on Finfet0 cites
- US12237291utility2025Dummy Structure of Stacked and Bonded Semiconductor Device0 cites
- US12142594utility2024Tools and Systems for Processing Semiconductor Devices, and Methods of Processing Semiconductor Devices0 cites
- US12137548utility2024Four CPP Wide Memory Cell with Buried Power Grid, and Method of Fabricating Same0 cites
- US12119338utility2024Semiconductor Device Packages, Packaging Methods, and Packaged Semiconductor Devices0 cites
- US12112975utility2024Mechanism for Finfet Well Doping0 cites
- US11961810utility2024Solderless Interconnection Structure and Method of Forming Same0 cites
- US11908697utility2024Interconnect Structure Having a Carbon-containing Barrier Layer0 cites
- US11817445utility2023Semiconductor Device Packages, Packaging Methods, and Packaged Semiconductor Devices0 cites
- US11806743utility2023Spin Dispenser Module Substrate Surface Protection System0 cites
- US11804475utility2023Semiconductor Package for Thermal Dissipation0 cites
- US11742237utility2023Mechanism for Finfet Well Doping0 cites
- US11682651utility2023Bump-on-trace Interconnect0 cites
- US11664287utility2023Packaged Semiconductor Devices and Methods of Packaging Semiconductor Devices0 cites
- US11646220utility2023Raised via for Terminal Connections on Different Planes0 cites
- US11646231utility2023Semiconductor Device and Method0 cites
- US11640958utility2023Packaged Die and RDL with Bonding Structures Therebetween0 cites
- US11594520utility2023Semiconductor Package for Thermal Dissipation0 cites