- US12027425utility2024Method of Forming a Gate Structure0 cites
- US12027455utility2024Chip-on-wafer Structure with Chiplet Interposer0 cites
- US12027513utility2024Layout Design Methodology for Stacked Devices0 cites
- US12027603utility2024Semiconductor Device0 cites
- US12027605utility2024Field Effect Transistors with Negative Capacitance Layers0 cites
- US12025923utility2024Lithography System and Operation Method Thereof0 cites
- US12025914utility2024Silver Patterning and Interconnect Processes0 cites
- US12019971utility2024Static Voltage Drop (SIR) Violation Prediction Systems and Methods0 cites
- US12022660utility2024Semiconductor Device and Method of Manufacture0 cites
- US12022659utility2024Three-dimensional Memory Device and Method0 cites
- US12022643utility2024Multi-layer High-k Gate Dielectric Structure0 cites
- US12021148utility2024Semiconductor Device with Metal Cap on Gate0 cites
- US12021143utility2024P-type Strained Channel in a Fin Field Effect Transistor (finfet) Device0 cites
- US12021142utility2024Method of Forming Source/drain Epitaxial Stacks0 cites
- US12021136utility2024Gate Isolation Feature and Manufacturing Method Thereof0 cites
- US12021132utility2024Gate Patterning Process for Multi-gate Devices0 cites
- US12021130utility2024Circuit Structure with Gate Configuration0 cites
- US12021125utility2024High Selectivity Etching with Germanium-containing Gases0 cites
- US12021123utility2024Semiconductor Devices with Backside Power Rail and Backside Self-aligned Via0 cites
- US12021119utility2024Selective Liner on Backside via and Method Thereof0 cites