- US12057507utility2024Method for Manufacturing Semiconductor Device Structure0 cites
- US12057504utility2024Minimization of Silicon Germanium Facets in Planar Metal Oxide Semiconductor Structures0 cites
- US12057503utility2024Asymmetric Source and Drain Structures in Semiconductor Devices0 cites
- US12057495utility2024Semiconductor Device with Conformal Source/drain Layer0 cites
- US12057488utility2024Methods of Reducing Capacitance in Field-effect Transistors0 cites
- US12057478utility2024Gate Structures for Semiconductor Devices0 cites
- US12057450utility2024Epitaxy Regions with Large Landing Areas for Contact Plugs0 cites
- US12057449utility2024Isolation Structures for Semiconductor Devices0 cites
- US12057446utility2024Stacked Semiconductor Device and Method0 cites
- US12057423utility2024Bump Integration with Redistribution Layer0 cites
- US12057418utility2024Passivation Structure with Increased Thickness for Metal Pads0 cites
- US12057410utility2024Semiconductor Device and Method of Manufacture0 cites
- US12057407utility2024Semiconductor Package and Method0 cites
- US12057405utility2024Packages with Thick Rdls and Thin Rdls Stacked Alternatingly0 cites
- US12057398utility2024Semiconductor Device with Multi-layer Dielectric and Methods of Forming the Same0 cites
- US12057385utility2024Integrated Circuits with Backside Power Rails0 cites
- US12057350utility2024Forming a Protective Layer to Prevent Formation of Leakage Paths0 cites
- US12057344utility2024Semiconductor Device and Method of Fabricating the Same0 cites
- US12057321utility2024Methods for Forming Polycrystalline Channel on Dielectric Films with Controlled Grain Boundaries0 cites