- US12068179utility2024Systems and Methods for Shuttered Wafer Cleaning0 cites
- US12068168utility2024Processes for Reducing Line-end Spacing0 cites
- US12068167utility2024Self-aligned Double Patterning0 cites
- US12069958utility2024Semiconductor Device0 cites
- US12069865utility2024Semiconductor Devices and Methods of Manufacture0 cites
- US12069874utility2024Methods of Manufacturing a Field Effect Transistor Using Carbon Nanotubes and Field Effect Transistors0 cites
- US12068396utility2024Parasitic Capacitance Reduction0 cites
- US12069864utility2024Memory Array and Methods of Forming Same0 cites
- US12068405utility2024Semiconductor Device and Manufacturing Method Thereof0 cites
- US12068395utility2024Method for Forming an Undoped Region Under a Source/drain0 cites
- US12068392utility2024Finfet Fabrication Methods0 cites
- US12068386utility2024Semiconductor Devices and Methods of Forming the Same0 cites
- US12068382utility2024Dumbbell Shaped Self-aligned Capping Layer Over Source/drain Contacts and Method Thereof0 cites
- US12068371utility2024Method for Finfet LDD Doping0 cites
- US12068368utility2024Shallow Trench Isolation (STI) Contact Structures and Methods of Forming Same0 cites
- US12068364utility2024Metal Insulator Metal Capacitor Structure Having High Capacitance0 cites
- US12068317utility2024Integrated Circuit with Anti-punch Through Control0 cites
- US12068295utility2024Deep Partition Power Delivery with Deep Trench Capacitor0 cites
- US12068227utility2024Structures and Methods for Reducing Process Charging Damages0 cites