- US12125798utility2024Semiconductor Package and Method0 cites
- US12125783utility2024Interconnect Structure and Method for Forming the Same0 cites
- US12125748utility2024Contact Plug0 cites
- US12125746utility2024Passivation Layer for Integrated Circuit Structure and Forming the Same0 cites
- US12125730utility2024Apparatus and Methods for Determining Wafer Characters0 cites
- US12125725utility2024Integrated Semiconductor Die Vessel Processing Workstations0 cites
- US12125707utility2024Fin Field-effect Transistor Device and Method of Forming0 cites
- US12125551utility2024Structure for Multiple Sense Amplifiers of Memory Device0 cites
- US12124178utility2024Lithography System and Method0 cites
- US12124088utility2024Edge Couplers and Methods of Making the Same0 cites
- US12124163utility2024Mask Defect Prevention0 cites
- US12119403utility2024Gate Structure and Method with Enhanced Gate Contact and Threshold Voltage0 cites
- US12119390utility2024Gate Spacer Structures and Methods for Forming the Same0 cites
- US12119401utility2024Semiconductor Device and Methods of Forming0 cites
- US12119320utility2024Chip Package Structure with Bump0 cites
- US12119386utility2024Conductive Capping for Work Function Layer and Method Forming Same0 cites
- US12119379utility2024Gate All Around Transistors with Different Threshold Voltages0 cites
- US12119378utility2024Methods of Forming Epitaxial Source/drain Features in Semiconductor Devices0 cites
- US12119271utility2024Backside Gate Contact, Backside Gate Etch Stop Layer, and Methods of Forming Same0 cites