- US12148810utility2024Semiconductor Device and Method0 cites
- US12148808utility2024Memory Device0 cites
- US12148792utility2024Structure and Formation Method of Semiconductor Device Structure with Gate Stack0 cites
- US12148754utility2024Integrated Circuit Structure with Hybrid Cell Design0 cites
- US12148752utility2024High Voltage Transistor Structures0 cites
- US12148745utility2024Integrated Hybrid Standard Cell Structure with Gate-all-around Device0 cites
- US12148696utility2024Methods for Reducing Dual Damascene Distortion0 cites
- US12148684utility2024Package Structure and Method0 cites
- US12148672utility2024Hybrid Fin Structure of Semiconductor Device and Method of Forming Same0 cites
- US12148669utility2024Semiconductor Device with S/D Bottom Isolation and Methods of Forming the Same0 cites
- US12148664utility2024Semiconductor Device and Method Having a Through Substrate via and an Interconnect Structure0 cites
- US12146798utility2024Thin Film Transistor Based Temperature Sensor0 cites
- US12142565utility2024Different via Configurations for Different via Interface Requirements0 cites
- US12142664utility2024Reducing Metal Gate Overhang by Forming a Top-wide Bottom-narrow Dummy Gate Electrode0 cites
- US12142651utility2024Integrated Circuit Multi-gate Transistors Structure with Gate via and Manufacturing Method Thereof0 cites
- US12142585utility2024Devices and Methods for Enhancing Insertion Loss Performance of an Antenna Switch0 cites
- US12138735utility2024Multi-layered Windows for Use in Chemical-mechanical Planarization Systems0 cites
- US12142684utility2024Cut Metal Gate in Memory Macro Edge and Middle Strap0 cites
- US12142659utility2024Transistor Gate Structures and Methods of Forming the Same0 cites
- US12142663utility2024Method for Forming Source/drain Contacts0 cites