- US12255131utility2025Capacitor Between Two Passivation Layers with Different Etching Rates0 cites
- US12255107utility2025Semiconductor Device and Method of Manufacture0 cites
- US12255105utility2025Gate-all-around Devices Having Gate Dielectric Layers of Varying Thicknesses and Method of Forming the Same0 cites
- US12255102utility2025Methods of Forming of Inner Spacer Structure Using Semiconductor Material with Variable Germanium Concentration0 cites
- US12255101utility2025Ion Implantation of Nanostructures for Nano-fet0 cites
- US12255100utility2025Inner Filler Layer for Multi-patterned Metal Gate for Nanostructure Transistor0 cites
- US12255096utility2025Semiconductor Device with Reduced Contact Resistance and Methods of Forming the Same0 cites
- US12255091utility2025Semiconductor Processing Apparatus and Method Utilizing Electrostatic Discharge (ESD) Prevention Layer0 cites
- US12255079utility2025Semiconductor Package and Method of Manufacturing the Same0 cites
- US12255078utility2025Semiconductor Devices and Methods of Manufacturing0 cites
- US12255104utility2025Semiconductor Device and Method of Manufacture0 cites
- US12254258utility2025Critical Dimension Uniformity0 cites
- US12253800utility2025EUV Metallic Resist Performance Enhancement via Additives0 cites
- US12253797utility2025Pellicle Design for Mask Application0 cites
- US12253796utility2025Extreme Ultraviolet Mask and Method for Forming the Same0 cites
- US12253745utility2025Silicon Photonic Device with Backup Light Paths0 cites
- US12249639utility2025Semiconductor Device Including Multiple Inner Spacers with Different Etch Rates and Method of Making0 cites
- US12249623utility2025Semiconductor Devices Having Parasitic Channel Structures0 cites
- US12250824utility2025Ferroelectric Memory Cell0 cites
- US12249493utility2025Method for Manufacturing Semiconductor Wafer with Wafer Chuck Having Fluid Guiding Structure0 cites